arch/arm/boot/dts/microchip/sama7d65.dtsi

Source file repositories/reference/linux-study-clean/arch/arm/boot/dts/microchip/sama7d65.dtsi

File Facts

System
Linux kernel
Corpus path
arch/arm/boot/dts/microchip/sama7d65.dtsi
Extension
.dtsi
Size
32579 bytes
Lines
1068
Domain
Architecture Layer
Bucket
arch/arm
Inferred role
Architecture Layer: configuration, schema, or hardware description
Status
atlas-only

Why This File Exists

CPU and platform-specific kernel glue: boot entry, traps, syscall entry, interrupts, page tables, context switch, and low-level barriers.

Dependency Surface

Detected Declarations

Annotated Snippet

// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
/*
 *  sama7d65.dtsi - Device Tree Include file for SAMA7D65 SoC
 *
 *  Copyright (C) 2024 Microchip Technology Inc. and its subsidiaries
 *
 *  Author: Ryan Wanner <Ryan.Wanner@microchip.com>
 *
 */

#include <dt-bindings/clock/at91.h>
#include <dt-bindings/dma/at91.h>
#include <dt-bindings/gpio/gpio.h>
#include <dt-bindings/interrupt-controller/arm-gic.h>
#include <dt-bindings/interrupt-controller/irq.h>
#include <dt-bindings/mfd/at91-usart.h>

/ {
	model = "Microchip SAMA7D65 family SoC";
	compatible = "microchip,sama7d65";
	#address-cells = <1>;
	#size-cells = <1>;
	interrupt-parent = <&gic>;

	cpus {
		#address-cells = <1>;
		#size-cells = <0>;

		cpu0: cpu@0 {
			compatible = "arm,cortex-a7";
			reg = <0x0>;
			device_type = "cpu";
			clocks = <&pmc PMC_TYPE_CORE PMC_CPUPLL>;
			clock-names = "cpu";
			d-cache-size = <0x8000>;	// L1, 32 KB
			i-cache-size = <0x8000>;	// L1, 32 KB
			next-level-cache = <&L2>;

			L2: l2-cache {
				compatible = "cache";
				cache-level = <2>;
				cache-size = <0x40000>; // L2, 256 KB
				cache-unified;
			};
		};
	};

	clocks {
		main_xtal: clock-mainxtal {
			compatible = "fixed-clock";
			clock-output-names = "main_xtal";
			#clock-cells = <0>;
		};

		slow_xtal: clock-slowxtal {
			compatible = "fixed-clock";
			clock-output-names = "slow_xtal";
			#clock-cells = <0>;
		};
	};

	ns_sram: sram@100000 {
		compatible = "mmio-sram";
		reg = <0x100000 0x20000>;
		ranges;
		#address-cells = <1>;
		#size-cells = <1>;
	};

	pmu {

Annotation

Implementation Notes