arch/arm64/boot/dts/allwinner/sun50i-a100-cpu-opp.dtsi
Source file repositories/reference/linux-study-clean/arch/arm64/boot/dts/allwinner/sun50i-a100-cpu-opp.dtsi
File Facts
- System
- Linux kernel
- Corpus path
arch/arm64/boot/dts/allwinner/sun50i-a100-cpu-opp.dtsi- Extension
.dtsi- Size
- 2099 bytes
- Lines
- 91
- Domain
- Architecture Layer
- Bucket
- arch/arm64
- Inferred role
- Architecture Layer: configuration, schema, or hardware description
- Status
- atlas-only
Why This File Exists
CPU and platform-specific kernel glue: boot entry, traps, syscall entry, interrupts, page tables, context switch, and low-level barriers.
- CPU and platform-specific kernel glue: boot entry, traps, syscall entry, interrupts, page tables, context switch, and low-level barriers.
Dependency Surface
- No C-style include directives detected by the generator.
Detected Declarations
- No top-level syscall, struct, function, initcall, or export declaration detected by the generator.
Annotated Snippet
// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
// Copyright (c) 2020 Yangtao Li <frank@allwinnertech.com>
// Copyright (c) 2020 ShuoSheng Huang <huangshuosheng@allwinnertech.com>
/ {
cpu_opp_table: opp-table-cpu {
compatible = "allwinner,sun50i-a100-operating-points";
nvmem-cells = <&cpu_speed_grade>;
opp-shared;
opp-408000000 {
clock-latency-ns = <244144>; /* 8 32k periods */
opp-hz = /bits/ 64 <408000000>;
opp-microvolt-speed0 = <900000>;
opp-microvolt-speed1 = <900000>;
opp-microvolt-speed2 = <900000>;
};
opp-600000000 {
clock-latency-ns = <244144>; /* 8 32k periods */
opp-hz = /bits/ 64 <600000000>;
opp-microvolt-speed0 = <900000>;
opp-microvolt-speed1 = <900000>;
opp-microvolt-speed2 = <900000>;
};
opp-816000000 {
clock-latency-ns = <244144>; /* 8 32k periods */
opp-hz = /bits/ 64 <816000000>;
opp-microvolt-speed0 = <940000>;
opp-microvolt-speed1 = <900000>;
opp-microvolt-speed2 = <900000>;
};
opp-1080000000 {
clock-latency-ns = <244144>; /* 8 32k periods */
opp-hz = /bits/ 64 <1080000000>;
opp-microvolt-speed0 = <1020000>;
opp-microvolt-speed1 = <980000>;
opp-microvolt-speed2 = <950000>;
};
opp-1200000000 {
clock-latency-ns = <244144>; /* 8 32k periods */
opp-hz = /bits/ 64 <1200000000>;
opp-microvolt-speed0 = <1100000>;
opp-microvolt-speed1 = <1020000>;
opp-microvolt-speed2 = <1000000>;
};
opp-1320000000 {
clock-latency-ns = <244144>; /* 8 32k periods */
opp-hz = /bits/ 64 <1320000000>;
opp-microvolt-speed0 = <1160000>;
opp-microvolt-speed1 = <1060000>;
opp-microvolt-speed2 = <1030000>;
};
opp-1464000000 {
clock-latency-ns = <244144>; /* 8 32k periods */
opp-hz = /bits/ 64 <1464000000>;
opp-microvolt-speed0 = <1180000>;
opp-microvolt-speed1 = <1180000>;
Annotation
- Atlas domain: Architecture Layer / arch/arm64.
- Implementation status: atlas-only.
Implementation Notes
- This generated page is the file-by-file coverage layer; curated subsystem chapters should link here when they synthesize a multi-file control flow.
- Core OS pages should be promoted from atlas-only to deep-reviewed when they explain data structures, invariants, locking, lifecycle, and C implementation snippets.
- Driver-family pages are intentionally pattern-oriented unless they are part of the selected PCIe/NVMe representative device path.