drivers/accel/habanalabs/include/gaudi/asic_reg/dma2_qm_regs.h

File Facts

System

Linux kernel

Corpus path

drivers/accel/habanalabs/include/gaudi/asic_reg/dma2_qm_regs.h

Extension

.h

Size

32569 bytes

Lines

835

Domain

Driver Families

Bucket

drivers/accel

Inferred role

Driver Families: implementation source

Status

source implementation candidate

Why This File Exists

Repeatable hardware-adapter layer. Deep compatibility for every driver is out of scope; this atlas records patterns, probe lifecycles, bus glue, IRQ/DMA usage, and links back to core abstractions.

• Repeatable hardware-adapter layer. Deep compatibility for every driver is out of scope; this atlas records patterns, probe lifecycles, bus glue, IRQ/DMA usage, and links back to core abstractions.

Dependency Surface

• No C-style include directives detected by the generator.

Detected Declarations

• No top-level syscall, struct, function, initcall, or export declaration detected by the generator.

Annotated Snippet

#ifndef ASIC_REG_DMA2_QM_REGS_H_
#define ASIC_REG_DMA2_QM_REGS_H_

/*
 *****************************************
 *   DMA2_QM (Prototype: QMAN)
 *****************************************
 */

#define mmDMA2_QM_GLBL_CFG0                                          0x548000

#define mmDMA2_QM_GLBL_CFG1                                          0x548004

#define mmDMA2_QM_GLBL_PROT                                          0x548008

#define mmDMA2_QM_GLBL_ERR_CFG                                       0x54800C

#define mmDMA2_QM_GLBL_SECURE_PROPS_0                                0x548010

#define mmDMA2_QM_GLBL_SECURE_PROPS_1                                0x548014

#define mmDMA2_QM_GLBL_SECURE_PROPS_2                                0x548018

#define mmDMA2_QM_GLBL_SECURE_PROPS_3                                0x54801C

#define mmDMA2_QM_GLBL_SECURE_PROPS_4                                0x548020

#define mmDMA2_QM_GLBL_NON_SECURE_PROPS_0                            0x548024

#define mmDMA2_QM_GLBL_NON_SECURE_PROPS_1                            0x548028

#define mmDMA2_QM_GLBL_NON_SECURE_PROPS_2                            0x54802C

#define mmDMA2_QM_GLBL_NON_SECURE_PROPS_3                            0x548030

#define mmDMA2_QM_GLBL_NON_SECURE_PROPS_4                            0x548034

#define mmDMA2_QM_GLBL_STS0                                          0x548038

#define mmDMA2_QM_GLBL_STS1_0                                        0x548040

#define mmDMA2_QM_GLBL_STS1_1                                        0x548044

#define mmDMA2_QM_GLBL_STS1_2                                        0x548048

#define mmDMA2_QM_GLBL_STS1_3                                        0x54804C

#define mmDMA2_QM_GLBL_STS1_4                                        0x548050

#define mmDMA2_QM_GLBL_MSG_EN_0                                      0x548054

#define mmDMA2_QM_GLBL_MSG_EN_1                                      0x548058

#define mmDMA2_QM_GLBL_MSG_EN_2                                      0x54805C

#define mmDMA2_QM_GLBL_MSG_EN_3                                      0x548060

#define mmDMA2_QM_GLBL_MSG_EN_4                                      0x548068

#define mmDMA2_QM_PQ_BASE_LO_0                                       0x548070

#define mmDMA2_QM_PQ_BASE_LO_1                                       0x548074

#define mmDMA2_QM_PQ_BASE_LO_2                                       0x548078

#define mmDMA2_QM_PQ_BASE_LO_3                                       0x54807C

#define mmDMA2_QM_PQ_BASE_HI_0                                       0x548080

#define mmDMA2_QM_PQ_BASE_HI_1                                       0x548084

#define mmDMA2_QM_PQ_BASE_HI_2                                       0x548088

#define mmDMA2_QM_PQ_BASE_HI_3                                       0x54808C

#define mmDMA2_QM_PQ_SIZE_0                                          0x548090

#define mmDMA2_QM_PQ_SIZE_1                                          0x548094

#define mmDMA2_QM_PQ_SIZE_2                                          0x548098

#define mmDMA2_QM_PQ_SIZE_3                                          0x54809C

#define mmDMA2_QM_PQ_PI_0                                            0x5480A0

#define mmDMA2_QM_PQ_PI_1                                            0x5480A4

#define mmDMA2_QM_PQ_PI_2                                            0x5480A8

#define mmDMA2_QM_PQ_PI_3                                            0x5480AC

Annotation

• Atlas domain: Driver Families / drivers/accel.
• Implementation status: source implementation candidate.

Implementation Notes

• This generated page is the file-by-file coverage layer; curated subsystem chapters should link here when they synthesize a multi-file control flow.
• Core OS pages should be promoted from atlas-only to deep-reviewed when they explain data structures, invariants, locking, lifecycle, and C implementation snippets.
• Driver-family pages are intentionally pattern-oriented unless they are part of the selected PCIe/NVMe representative device path.