drivers/accel/habanalabs/include/gaudi/asic_reg/nic1_qm1_regs.h

File Facts

System

Linux kernel

Corpus path

drivers/accel/habanalabs/include/gaudi/asic_reg/nic1_qm1_regs.h

Extension

.h

Size

32573 bytes

Lines

835

Domain

Driver Families

Bucket

drivers/accel

Inferred role

Driver Families: implementation source

Status

source implementation candidate

Why This File Exists

Repeatable hardware-adapter layer. Deep compatibility for every driver is out of scope; this atlas records patterns, probe lifecycles, bus glue, IRQ/DMA usage, and links back to core abstractions.

• Repeatable hardware-adapter layer. Deep compatibility for every driver is out of scope; this atlas records patterns, probe lifecycles, bus glue, IRQ/DMA usage, and links back to core abstractions.

Dependency Surface

• No C-style include directives detected by the generator.

Detected Declarations

• No top-level syscall, struct, function, initcall, or export declaration detected by the generator.

Annotated Snippet

#ifndef ASIC_REG_NIC1_QM1_REGS_H_
#define ASIC_REG_NIC1_QM1_REGS_H_

/*
 *****************************************
 *   NIC1_QM1 (Prototype: QMAN)
 *****************************************
 */

#define mmNIC1_QM1_GLBL_CFG0                                         0xD22000

#define mmNIC1_QM1_GLBL_CFG1                                         0xD22004

#define mmNIC1_QM1_GLBL_PROT                                         0xD22008

#define mmNIC1_QM1_GLBL_ERR_CFG                                      0xD2200C

#define mmNIC1_QM1_GLBL_SECURE_PROPS_0                               0xD22010

#define mmNIC1_QM1_GLBL_SECURE_PROPS_1                               0xD22014

#define mmNIC1_QM1_GLBL_SECURE_PROPS_2                               0xD22018

#define mmNIC1_QM1_GLBL_SECURE_PROPS_3                               0xD2201C

#define mmNIC1_QM1_GLBL_SECURE_PROPS_4                               0xD22020

#define mmNIC1_QM1_GLBL_NON_SECURE_PROPS_0                           0xD22024

#define mmNIC1_QM1_GLBL_NON_SECURE_PROPS_1                           0xD22028

#define mmNIC1_QM1_GLBL_NON_SECURE_PROPS_2                           0xD2202C

#define mmNIC1_QM1_GLBL_NON_SECURE_PROPS_3                           0xD22030

#define mmNIC1_QM1_GLBL_NON_SECURE_PROPS_4                           0xD22034

#define mmNIC1_QM1_GLBL_STS0                                         0xD22038

#define mmNIC1_QM1_GLBL_STS1_0                                       0xD22040

#define mmNIC1_QM1_GLBL_STS1_1                                       0xD22044

#define mmNIC1_QM1_GLBL_STS1_2                                       0xD22048

#define mmNIC1_QM1_GLBL_STS1_3                                       0xD2204C

#define mmNIC1_QM1_GLBL_STS1_4                                       0xD22050

#define mmNIC1_QM1_GLBL_MSG_EN_0                                     0xD22054

#define mmNIC1_QM1_GLBL_MSG_EN_1                                     0xD22058

#define mmNIC1_QM1_GLBL_MSG_EN_2                                     0xD2205C

#define mmNIC1_QM1_GLBL_MSG_EN_3                                     0xD22060

#define mmNIC1_QM1_GLBL_MSG_EN_4                                     0xD22068

#define mmNIC1_QM1_PQ_BASE_LO_0                                      0xD22070

#define mmNIC1_QM1_PQ_BASE_LO_1                                      0xD22074

#define mmNIC1_QM1_PQ_BASE_LO_2                                      0xD22078

#define mmNIC1_QM1_PQ_BASE_LO_3                                      0xD2207C

#define mmNIC1_QM1_PQ_BASE_HI_0                                      0xD22080

#define mmNIC1_QM1_PQ_BASE_HI_1                                      0xD22084

#define mmNIC1_QM1_PQ_BASE_HI_2                                      0xD22088

#define mmNIC1_QM1_PQ_BASE_HI_3                                      0xD2208C

#define mmNIC1_QM1_PQ_SIZE_0                                         0xD22090

#define mmNIC1_QM1_PQ_SIZE_1                                         0xD22094

#define mmNIC1_QM1_PQ_SIZE_2                                         0xD22098

#define mmNIC1_QM1_PQ_SIZE_3                                         0xD2209C

#define mmNIC1_QM1_PQ_PI_0                                           0xD220A0

#define mmNIC1_QM1_PQ_PI_1                                           0xD220A4

#define mmNIC1_QM1_PQ_PI_2                                           0xD220A8

#define mmNIC1_QM1_PQ_PI_3                                           0xD220AC

Annotation

• Atlas domain: Driver Families / drivers/accel.
• Implementation status: source implementation candidate.

Implementation Notes

• This generated page is the file-by-file coverage layer; curated subsystem chapters should link here when they synthesize a multi-file control flow.
• Core OS pages should be promoted from atlas-only to deep-reviewed when they explain data structures, invariants, locking, lifecycle, and C implementation snippets.
• Driver-family pages are intentionally pattern-oriented unless they are part of the selected PCIe/NVMe representative device path.