drivers/accel/habanalabs/include/gaudi/asic_reg/tpc4_cfg_regs.h

File Facts

System

Linux kernel

Corpus path

drivers/accel/habanalabs/include/gaudi/asic_reg/tpc4_cfg_regs.h

Extension

.h

Size

48056 bytes

Lines

1227

Domain

Driver Families

Bucket

drivers/accel

Inferred role

Driver Families: implementation source

Status

source implementation candidate

Why This File Exists

Repeatable hardware-adapter layer. Deep compatibility for every driver is out of scope; this atlas records patterns, probe lifecycles, bus glue, IRQ/DMA usage, and links back to core abstractions.

• Repeatable hardware-adapter layer. Deep compatibility for every driver is out of scope; this atlas records patterns, probe lifecycles, bus glue, IRQ/DMA usage, and links back to core abstractions.

Dependency Surface

• No C-style include directives detected by the generator.

Detected Declarations

• No top-level syscall, struct, function, initcall, or export declaration detected by the generator.

Annotated Snippet

#ifndef ASIC_REG_TPC4_CFG_REGS_H_
#define ASIC_REG_TPC4_CFG_REGS_H_

/*
 *****************************************
 *   TPC4_CFG (Prototype: TPC)
 *****************************************
 */

#define mmTPC4_CFG_KERNEL_TENSOR_0_BASE_ADDR_LOW                     0xF06400

#define mmTPC4_CFG_KERNEL_TENSOR_0_BASE_ADDR_HIGH                    0xF06404

#define mmTPC4_CFG_KERNEL_TENSOR_0_PADDING_VALUE                     0xF06408

#define mmTPC4_CFG_KERNEL_TENSOR_0_TENSOR_CONFIG                     0xF0640C

#define mmTPC4_CFG_KERNEL_TENSOR_0_DIM_0_SIZE                        0xF06410

#define mmTPC4_CFG_KERNEL_TENSOR_0_DIM_0_STRIDE                      0xF06414

#define mmTPC4_CFG_KERNEL_TENSOR_0_DIM_1_SIZE                        0xF06418

#define mmTPC4_CFG_KERNEL_TENSOR_0_DIM_1_STRIDE                      0xF0641C

#define mmTPC4_CFG_KERNEL_TENSOR_0_DIM_2_SIZE                        0xF06420

#define mmTPC4_CFG_KERNEL_TENSOR_0_DIM_2_STRIDE                      0xF06424

#define mmTPC4_CFG_KERNEL_TENSOR_0_DIM_3_SIZE                        0xF06428

#define mmTPC4_CFG_KERNEL_TENSOR_0_DIM_3_STRIDE                      0xF0642C

#define mmTPC4_CFG_KERNEL_TENSOR_0_DIM_4_SIZE                        0xF06430

#define mmTPC4_CFG_KERNEL_TENSOR_0_DIM_4_STRIDE                      0xF06434

#define mmTPC4_CFG_KERNEL_TENSOR_1_BASE_ADDR_LOW                     0xF06438

#define mmTPC4_CFG_KERNEL_TENSOR_1_BASE_ADDR_HIGH                    0xF0643C

#define mmTPC4_CFG_KERNEL_TENSOR_1_PADDING_VALUE                     0xF06440

#define mmTPC4_CFG_KERNEL_TENSOR_1_TENSOR_CONFIG                     0xF06444

#define mmTPC4_CFG_KERNEL_TENSOR_1_DIM_0_SIZE                        0xF06448

#define mmTPC4_CFG_KERNEL_TENSOR_1_DIM_0_STRIDE                      0xF0644C

#define mmTPC4_CFG_KERNEL_TENSOR_1_DIM_1_SIZE                        0xF06450

#define mmTPC4_CFG_KERNEL_TENSOR_1_DIM_1_STRIDE                      0xF06454

#define mmTPC4_CFG_KERNEL_TENSOR_1_DIM_2_SIZE                        0xF06458

#define mmTPC4_CFG_KERNEL_TENSOR_1_DIM_2_STRIDE                      0xF0645C

#define mmTPC4_CFG_KERNEL_TENSOR_1_DIM_3_SIZE                        0xF06460

#define mmTPC4_CFG_KERNEL_TENSOR_1_DIM_3_STRIDE                      0xF06464

#define mmTPC4_CFG_KERNEL_TENSOR_1_DIM_4_SIZE                        0xF06468

#define mmTPC4_CFG_KERNEL_TENSOR_1_DIM_4_STRIDE                      0xF0646C

#define mmTPC4_CFG_KERNEL_TENSOR_2_BASE_ADDR_LOW                     0xF06470

#define mmTPC4_CFG_KERNEL_TENSOR_2_BASE_ADDR_HIGH                    0xF06474

#define mmTPC4_CFG_KERNEL_TENSOR_2_PADDING_VALUE                     0xF06478

#define mmTPC4_CFG_KERNEL_TENSOR_2_TENSOR_CONFIG                     0xF0647C

#define mmTPC4_CFG_KERNEL_TENSOR_2_DIM_0_SIZE                        0xF06480

#define mmTPC4_CFG_KERNEL_TENSOR_2_DIM_0_STRIDE                      0xF06484

#define mmTPC4_CFG_KERNEL_TENSOR_2_DIM_1_SIZE                        0xF06488

#define mmTPC4_CFG_KERNEL_TENSOR_2_DIM_1_STRIDE                      0xF0648C

#define mmTPC4_CFG_KERNEL_TENSOR_2_DIM_2_SIZE                        0xF06490

#define mmTPC4_CFG_KERNEL_TENSOR_2_DIM_2_STRIDE                      0xF06494

#define mmTPC4_CFG_KERNEL_TENSOR_2_DIM_3_SIZE                        0xF06498

#define mmTPC4_CFG_KERNEL_TENSOR_2_DIM_3_STRIDE                      0xF0649C

#define mmTPC4_CFG_KERNEL_TENSOR_2_DIM_4_SIZE                        0xF064A0

Annotation

• Atlas domain: Driver Families / drivers/accel.
• Implementation status: source implementation candidate.

Implementation Notes

• This generated page is the file-by-file coverage layer; curated subsystem chapters should link here when they synthesize a multi-file control flow.
• Core OS pages should be promoted from atlas-only to deep-reviewed when they explain data structures, invariants, locking, lifecycle, and C implementation snippets.
• Driver-family pages are intentionally pattern-oriented unless they are part of the selected PCIe/NVMe representative device path.