drivers/accel/habanalabs/include/goya/asic_reg/tpc0_qm_regs.h

File Facts

System

Linux kernel

Corpus path

drivers/accel/habanalabs/include/goya/asic_reg/tpc0_qm_regs.h

Extension

.h

Size

6657 bytes

Lines

179

Domain

Driver Families

Bucket

drivers/accel

Inferred role

Driver Families: implementation source

Status

source implementation candidate

Why This File Exists

Repeatable hardware-adapter layer. Deep compatibility for every driver is out of scope; this atlas records patterns, probe lifecycles, bus glue, IRQ/DMA usage, and links back to core abstractions.

• Repeatable hardware-adapter layer. Deep compatibility for every driver is out of scope; this atlas records patterns, probe lifecycles, bus glue, IRQ/DMA usage, and links back to core abstractions.

Dependency Surface

• No C-style include directives detected by the generator.

Detected Declarations

• No top-level syscall, struct, function, initcall, or export declaration detected by the generator.

Annotated Snippet

#ifndef ASIC_REG_TPC0_QM_REGS_H_
#define ASIC_REG_TPC0_QM_REGS_H_

/*
 *****************************************
 *   TPC0_QM (Prototype: QMAN)
 *****************************************
 */

#define mmTPC0_QM_GLBL_CFG0                                          0xE08000

#define mmTPC0_QM_GLBL_CFG1                                          0xE08004

#define mmTPC0_QM_GLBL_PROT                                          0xE08008

#define mmTPC0_QM_GLBL_ERR_CFG                                       0xE0800C

#define mmTPC0_QM_GLBL_ERR_ADDR_LO                                   0xE08010

#define mmTPC0_QM_GLBL_ERR_ADDR_HI                                   0xE08014

#define mmTPC0_QM_GLBL_ERR_WDATA                                     0xE08018

#define mmTPC0_QM_GLBL_SECURE_PROPS                                  0xE0801C

#define mmTPC0_QM_GLBL_NON_SECURE_PROPS                              0xE08020

#define mmTPC0_QM_GLBL_STS0                                          0xE08024

#define mmTPC0_QM_GLBL_STS1                                          0xE08028

#define mmTPC0_QM_PQ_BASE_LO                                         0xE08060

#define mmTPC0_QM_PQ_BASE_HI                                         0xE08064

#define mmTPC0_QM_PQ_SIZE                                            0xE08068

#define mmTPC0_QM_PQ_PI                                              0xE0806C

#define mmTPC0_QM_PQ_CI                                              0xE08070

#define mmTPC0_QM_PQ_CFG0                                            0xE08074

#define mmTPC0_QM_PQ_CFG1                                            0xE08078

#define mmTPC0_QM_PQ_ARUSER                                          0xE0807C

#define mmTPC0_QM_PQ_PUSH0                                           0xE08080

#define mmTPC0_QM_PQ_PUSH1                                           0xE08084

#define mmTPC0_QM_PQ_PUSH2                                           0xE08088

#define mmTPC0_QM_PQ_PUSH3                                           0xE0808C

#define mmTPC0_QM_PQ_STS0                                            0xE08090

#define mmTPC0_QM_PQ_STS1                                            0xE08094

#define mmTPC0_QM_PQ_RD_RATE_LIM_EN                                  0xE080A0

#define mmTPC0_QM_PQ_RD_RATE_LIM_RST_TOKEN                           0xE080A4

#define mmTPC0_QM_PQ_RD_RATE_LIM_SAT                                 0xE080A8

#define mmTPC0_QM_PQ_RD_RATE_LIM_TOUT                                0xE080AC

#define mmTPC0_QM_CQ_CFG0                                            0xE080B0

#define mmTPC0_QM_CQ_CFG1                                            0xE080B4

#define mmTPC0_QM_CQ_ARUSER                                          0xE080B8

#define mmTPC0_QM_CQ_PTR_LO                                          0xE080C0

#define mmTPC0_QM_CQ_PTR_HI                                          0xE080C4

#define mmTPC0_QM_CQ_TSIZE                                           0xE080C8

#define mmTPC0_QM_CQ_CTL                                             0xE080CC

#define mmTPC0_QM_CQ_PTR_LO_STS                                      0xE080D4

#define mmTPC0_QM_CQ_PTR_HI_STS                                      0xE080D8

#define mmTPC0_QM_CQ_TSIZE_STS                                       0xE080DC

#define mmTPC0_QM_CQ_CTL_STS                                         0xE080E0

#define mmTPC0_QM_CQ_STS0                                            0xE080E4

Annotation

• Atlas domain: Driver Families / drivers/accel.
• Implementation status: source implementation candidate.

Implementation Notes

• This generated page is the file-by-file coverage layer; curated subsystem chapters should link here when they synthesize a multi-file control flow.
• Core OS pages should be promoted from atlas-only to deep-reviewed when they explain data structures, invariants, locking, lifecycle, and C implementation snippets.
• Driver-family pages are intentionally pattern-oriented unless they are part of the selected PCIe/NVMe representative device path.