drivers/accel/habanalabs/include/goya/asic_reg/tpc1_rtr_regs.h

File Facts

System

Linux kernel

Corpus path

drivers/accel/habanalabs/include/goya/asic_reg/tpc1_rtr_regs.h

Extension

.h

Size

12352 bytes

Lines

323

Domain

Driver Families

Bucket

drivers/accel

Inferred role

Driver Families: implementation source

Status

source implementation candidate

Why This File Exists

Repeatable hardware-adapter layer. Deep compatibility for every driver is out of scope; this atlas records patterns, probe lifecycles, bus glue, IRQ/DMA usage, and links back to core abstractions.

• Repeatable hardware-adapter layer. Deep compatibility for every driver is out of scope; this atlas records patterns, probe lifecycles, bus glue, IRQ/DMA usage, and links back to core abstractions.

Dependency Surface

• No C-style include directives detected by the generator.

Detected Declarations

• No top-level syscall, struct, function, initcall, or export declaration detected by the generator.

Annotated Snippet

#ifndef ASIC_REG_TPC1_RTR_REGS_H_
#define ASIC_REG_TPC1_RTR_REGS_H_

/*
 *****************************************
 *   TPC1_RTR (Prototype: TPC_RTR)
 *****************************************
 */

#define mmTPC1_RTR_HBW_RD_RQ_E_ARB                                   0xE40100

#define mmTPC1_RTR_HBW_RD_RQ_W_ARB                                   0xE40104

#define mmTPC1_RTR_HBW_RD_RQ_N_ARB                                   0xE40108

#define mmTPC1_RTR_HBW_RD_RQ_S_ARB                                   0xE4010C

#define mmTPC1_RTR_HBW_RD_RQ_L_ARB                                   0xE40110

#define mmTPC1_RTR_HBW_E_ARB_MAX                                     0xE40120

#define mmTPC1_RTR_HBW_W_ARB_MAX                                     0xE40124

#define mmTPC1_RTR_HBW_N_ARB_MAX                                     0xE40128

#define mmTPC1_RTR_HBW_S_ARB_MAX                                     0xE4012C

#define mmTPC1_RTR_HBW_L_ARB_MAX                                     0xE40130

#define mmTPC1_RTR_HBW_RD_RS_E_ARB                                   0xE40140

#define mmTPC1_RTR_HBW_RD_RS_W_ARB                                   0xE40144

#define mmTPC1_RTR_HBW_RD_RS_N_ARB                                   0xE40148

#define mmTPC1_RTR_HBW_RD_RS_S_ARB                                   0xE4014C

#define mmTPC1_RTR_HBW_RD_RS_L_ARB                                   0xE40150

#define mmTPC1_RTR_HBW_WR_RQ_E_ARB                                   0xE40170

#define mmTPC1_RTR_HBW_WR_RQ_W_ARB                                   0xE40174

#define mmTPC1_RTR_HBW_WR_RQ_N_ARB                                   0xE40178

#define mmTPC1_RTR_HBW_WR_RQ_S_ARB                                   0xE4017C

#define mmTPC1_RTR_HBW_WR_RQ_L_ARB                                   0xE40180

#define mmTPC1_RTR_HBW_WR_RS_E_ARB                                   0xE40190

#define mmTPC1_RTR_HBW_WR_RS_W_ARB                                   0xE40194

#define mmTPC1_RTR_HBW_WR_RS_N_ARB                                   0xE40198

#define mmTPC1_RTR_HBW_WR_RS_S_ARB                                   0xE4019C

#define mmTPC1_RTR_HBW_WR_RS_L_ARB                                   0xE401A0

#define mmTPC1_RTR_LBW_RD_RQ_E_ARB                                   0xE40200

#define mmTPC1_RTR_LBW_RD_RQ_W_ARB                                   0xE40204

#define mmTPC1_RTR_LBW_RD_RQ_N_ARB                                   0xE40208

#define mmTPC1_RTR_LBW_RD_RQ_S_ARB                                   0xE4020C

#define mmTPC1_RTR_LBW_RD_RQ_L_ARB                                   0xE40210

#define mmTPC1_RTR_LBW_E_ARB_MAX                                     0xE40220

#define mmTPC1_RTR_LBW_W_ARB_MAX                                     0xE40224

#define mmTPC1_RTR_LBW_N_ARB_MAX                                     0xE40228

#define mmTPC1_RTR_LBW_S_ARB_MAX                                     0xE4022C

#define mmTPC1_RTR_LBW_L_ARB_MAX                                     0xE40230

#define mmTPC1_RTR_LBW_RD_RS_E_ARB                                   0xE40250

#define mmTPC1_RTR_LBW_RD_RS_W_ARB                                   0xE40254

#define mmTPC1_RTR_LBW_RD_RS_N_ARB                                   0xE40258

#define mmTPC1_RTR_LBW_RD_RS_S_ARB                                   0xE4025C

#define mmTPC1_RTR_LBW_RD_RS_L_ARB                                   0xE40260

#define mmTPC1_RTR_LBW_WR_RQ_E_ARB                                   0xE40270

Annotation

• Atlas domain: Driver Families / drivers/accel.
• Implementation status: source implementation candidate.

Implementation Notes

• This generated page is the file-by-file coverage layer; curated subsystem chapters should link here when they synthesize a multi-file control flow.
• Core OS pages should be promoted from atlas-only to deep-reviewed when they explain data structures, invariants, locking, lifecycle, and C implementation snippets.
• Driver-family pages are intentionally pattern-oriented unless they are part of the selected PCIe/NVMe representative device path.