drivers/cxl/cxlpci.h

Source file repositories/reference/linux-study-clean/drivers/cxl/cxlpci.h

File Facts

System
Linux kernel
Corpus path
drivers/cxl/cxlpci.h
Extension
.h
Size
2888 bytes
Lines
118
Domain
Driver Families
Bucket
drivers/cxl
Inferred role
Driver Families: implementation source
Status
source implementation candidate

Why This File Exists

Repeatable hardware-adapter layer. Deep compatibility for every driver is out of scope; this atlas records patterns, probe lifecycles, bus glue, IRQ/DMA usage, and links back to core abstractions.

Dependency Surface

Detected Declarations

Annotated Snippet

struct cdat_header {
	__le32 length;
	u8 revision;
	u8 checksum;
	u8 reserved[6];
	__le32 sequence;
} __packed;

struct cdat_entry_header {
	u8 type;
	u8 reserved;
	__le16 length;
} __packed;

/*
 * The DOE CDAT read response contains a CDAT read entry (either the
 * CDAT header or a structure).
 */
union cdat_data {
	struct cdat_header header;
	struct cdat_entry_header entry;
} __packed;

/* There is an additional CDAT response header of 4 bytes. */
struct cdat_doe_rsp {
	__le32 doe_header;
	u8 data[];
} __packed;

/*
 * CXL v3.0 6.2.3 Table 6-4
 * The table indicates that if PCIe Flit Mode is set, then CXL is in 256B flits
 * mode, otherwise it's 68B flits mode.
 */
static inline bool cxl_pci_flit_256(struct pci_dev *pdev)
{
	u16 lnksta2;

	pcie_capability_read_word(pdev, PCI_EXP_LNKSTA2, &lnksta2);
	return lnksta2 & PCI_EXP_LNKSTA2_FLIT;
}

/*
 * Assume that the caller has already validated that @pdev has CXL
 * capabilities, any RCiEP with CXL capabilities is treated as a
 * Restricted CXL Device (RCD) and finds upstream port and endpoint
 * registers in a Root Complex Register Block (RCRB).
 */
static inline bool is_cxl_restricted(struct pci_dev *pdev)
{
	return pci_pcie_type(pdev) == PCI_EXP_TYPE_RC_END;
}

struct cxl_dev_state;
void read_cdat_data(struct cxl_port *port);

#ifdef CONFIG_CXL_RAS
void cxl_cor_error_detected(struct pci_dev *pdev);
pci_ers_result_t cxl_error_detected(struct pci_dev *pdev,
				    pci_channel_state_t state);
void devm_cxl_dport_rch_ras_setup(struct cxl_dport *dport);
void devm_cxl_port_ras_setup(struct cxl_port *port);
#else
static inline void cxl_cor_error_detected(struct pci_dev *pdev) { }

static inline pci_ers_result_t cxl_error_detected(struct pci_dev *pdev,
						  pci_channel_state_t state)
{
	return PCI_ERS_RESULT_NONE;
}

static inline void devm_cxl_dport_rch_ras_setup(struct cxl_dport *dport)
{
}

static inline void devm_cxl_port_ras_setup(struct cxl_port *port)
{
}
#endif

int cxl_pci_setup_regs(struct pci_dev *pdev, enum cxl_regloc_type type,
		       struct cxl_register_map *map);
#endif /* __CXL_PCI_H__ */

Annotation

Implementation Notes