drivers/gpu/drm/amd/amdgpu/athub_v4_1_0.c

Source file repositories/reference/linux-study-clean/drivers/gpu/drm/amd/amdgpu/athub_v4_1_0.c

File Facts

System
Linux kernel
Corpus path
drivers/gpu/drm/amd/amdgpu/athub_v4_1_0.c
Extension
.c
Size
3425 bytes
Lines
123
Domain
Driver Families
Bucket
drivers/gpu
Inferred role
Driver Families: implementation source
Status
source implementation candidate

Why This File Exists

Repeatable hardware-adapter layer. Deep compatibility for every driver is out of scope; this atlas records patterns, probe lifecycles, bus glue, IRQ/DMA usage, and links back to core abstractions.

Dependency Surface

Detected Declarations

Annotated Snippet

#include "amdgpu.h"
#include "athub_v4_1_0.h"
#include "athub/athub_4_1_0_offset.h"
#include "athub/athub_4_1_0_sh_mask.h"
#include "soc15_common.h"

static uint32_t athub_v4_1_0_get_cg_cntl(struct amdgpu_device *adev)
{
	uint32_t data;

	switch (amdgpu_ip_version(adev, ATHUB_HWIP, 0)) {
	case IP_VERSION(4, 1, 0):
		data = RREG32_SOC15(ATHUB, 0, regATHUB_MISC_CNTL);
		break;
	default:
		data = 0;
		break;
	}
	return data;
}

static void athub_v4_1_0_set_cg_cntl(struct amdgpu_device *adev, uint32_t data)
{
	switch (amdgpu_ip_version(adev, ATHUB_HWIP, 0)) {
	case IP_VERSION(4, 1, 0):
		WREG32_SOC15(ATHUB, 0, regATHUB_MISC_CNTL, data);
		break;
	default:
		break;
	}
}

static void
athub_v4_1_0_update_medium_grain_clock_gating(struct amdgpu_device *adev,
					      bool enable)
{
	uint32_t def, data;

	def = data = athub_v4_1_0_get_cg_cntl(adev);

	if (enable && (adev->cg_flags & AMD_CG_SUPPORT_ATHUB_MGCG))
		data |= ATHUB_MISC_CNTL__CG_ENABLE_MASK;
	else
		data &= ~ATHUB_MISC_CNTL__CG_ENABLE_MASK;

	if (def != data)
		athub_v4_1_0_set_cg_cntl(adev, data);
}

static void
athub_v4_1_0_update_medium_grain_light_sleep(struct amdgpu_device *adev,
					     bool enable)
{
	uint32_t def, data;

	def = data = athub_v4_1_0_get_cg_cntl(adev);

	if (enable && (adev->cg_flags & AMD_CG_SUPPORT_ATHUB_LS))
		data |= ATHUB_MISC_CNTL__CG_MEM_LS_ENABLE_MASK;
	else
		data &= ~ATHUB_MISC_CNTL__CG_MEM_LS_ENABLE_MASK;

	if (def != data)
		athub_v4_1_0_set_cg_cntl(adev, data);
}

int athub_v4_1_0_set_clockgating(struct amdgpu_device *adev,
				 enum amd_clockgating_state state)
{
	if (amdgpu_sriov_vf(adev))
		return 0;

	switch (amdgpu_ip_version(adev, ATHUB_HWIP, 0)) {
	case IP_VERSION(4, 1, 0):
		athub_v4_1_0_update_medium_grain_clock_gating(adev,
				state == AMD_CG_STATE_GATE);
		athub_v4_1_0_update_medium_grain_light_sleep(adev,
				state == AMD_CG_STATE_GATE);
		break;
	default:
		break;
	}

	return 0;
}

void athub_v4_1_0_get_clockgating(struct amdgpu_device *adev, u64 *flags)
{
	int data;

Annotation

Implementation Notes