drivers/gpu/drm/amd/amdgpu/lsdma_v7_0.c

Source file repositories/reference/linux-study-clean/drivers/gpu/drm/amd/amdgpu/lsdma_v7_0.c

File Facts

System
Linux kernel
Corpus path
drivers/gpu/drm/amd/amdgpu/lsdma_v7_0.c
Extension
.c
Size
4569 bytes
Lines
122
Domain
Driver Families
Bucket
drivers/gpu
Inferred role
Driver Families: implementation source
Status
source implementation candidate

Why This File Exists

Repeatable hardware-adapter layer. Deep compatibility for every driver is out of scope; this atlas records patterns, probe lifecycles, bus glue, IRQ/DMA usage, and links back to core abstractions.

Dependency Surface

Detected Declarations

Annotated Snippet

#include <linux/delay.h>
#include "amdgpu.h"
#include "lsdma_v7_0.h"
#include "amdgpu_lsdma.h"

#include "lsdma/lsdma_7_0_0_offset.h"
#include "lsdma/lsdma_7_0_0_sh_mask.h"

static int lsdma_v7_0_wait_pio_status(struct amdgpu_device *adev)
{
	return amdgpu_lsdma_wait_for(adev, SOC15_REG_OFFSET(LSDMA, 0, regLSDMA_PIO_STATUS),
			LSDMA_PIO_STATUS__PIO_IDLE_MASK | LSDMA_PIO_STATUS__PIO_FIFO_EMPTY_MASK,
			LSDMA_PIO_STATUS__PIO_IDLE_MASK | LSDMA_PIO_STATUS__PIO_FIFO_EMPTY_MASK);
}

static int lsdma_v7_0_copy_mem(struct amdgpu_device *adev,
			       uint64_t src_addr,
			       uint64_t dst_addr,
			       uint64_t size)
{
	int ret;
	uint32_t tmp;

	WREG32_SOC15(LSDMA, 0, regLSDMA_PIO_SRC_ADDR_LO, lower_32_bits(src_addr));
	WREG32_SOC15(LSDMA, 0, regLSDMA_PIO_SRC_ADDR_HI, upper_32_bits(src_addr));

	WREG32_SOC15(LSDMA, 0, regLSDMA_PIO_DST_ADDR_LO, lower_32_bits(dst_addr));
	WREG32_SOC15(LSDMA, 0, regLSDMA_PIO_DST_ADDR_HI, upper_32_bits(dst_addr));

	WREG32_SOC15(LSDMA, 0, regLSDMA_PIO_CONTROL, 0x0);

	tmp = RREG32_SOC15(LSDMA, 0, regLSDMA_PIO_COMMAND);
	tmp = REG_SET_FIELD(tmp, LSDMA_PIO_COMMAND, BYTE_COUNT, size);
	tmp = REG_SET_FIELD(tmp, LSDMA_PIO_COMMAND, SRC_LOCATION, 0);
	tmp = REG_SET_FIELD(tmp, LSDMA_PIO_COMMAND, DST_LOCATION, 0);
	tmp = REG_SET_FIELD(tmp, LSDMA_PIO_COMMAND, SRC_ADDR_INC, 0);
	tmp = REG_SET_FIELD(tmp, LSDMA_PIO_COMMAND, DST_ADDR_INC, 0);
	tmp = REG_SET_FIELD(tmp, LSDMA_PIO_COMMAND, OVERLAP_DISABLE, 0);
	tmp = REG_SET_FIELD(tmp, LSDMA_PIO_COMMAND, CONSTANT_FILL, 0);
	WREG32_SOC15(LSDMA, 0, regLSDMA_PIO_COMMAND, tmp);

	ret = lsdma_v7_0_wait_pio_status(adev);
	if (ret)
		dev_err(adev->dev, "LSDMA PIO failed to copy memory!\n");

	return ret;
}

static int lsdma_v7_0_fill_mem(struct amdgpu_device *adev,
			       uint64_t dst_addr,
			       uint32_t data,
			       uint64_t size)
{
	int ret;
	uint32_t tmp;

	WREG32_SOC15(LSDMA, 0, regLSDMA_PIO_CONSTFILL_DATA, data);

	WREG32_SOC15(LSDMA, 0, regLSDMA_PIO_DST_ADDR_LO, lower_32_bits(dst_addr));
	WREG32_SOC15(LSDMA, 0, regLSDMA_PIO_DST_ADDR_HI, upper_32_bits(dst_addr));

	WREG32_SOC15(LSDMA, 0, regLSDMA_PIO_CONTROL, 0x0);

	tmp = RREG32_SOC15(LSDMA, 0, regLSDMA_PIO_COMMAND);
	tmp = REG_SET_FIELD(tmp, LSDMA_PIO_COMMAND, BYTE_COUNT, size);
	tmp = REG_SET_FIELD(tmp, LSDMA_PIO_COMMAND, SRC_LOCATION, 0);
	tmp = REG_SET_FIELD(tmp, LSDMA_PIO_COMMAND, DST_LOCATION, 0);
	tmp = REG_SET_FIELD(tmp, LSDMA_PIO_COMMAND, SRC_ADDR_INC, 0);
	tmp = REG_SET_FIELD(tmp, LSDMA_PIO_COMMAND, DST_ADDR_INC, 0);
	tmp = REG_SET_FIELD(tmp, LSDMA_PIO_COMMAND, OVERLAP_DISABLE, 0);
	tmp = REG_SET_FIELD(tmp, LSDMA_PIO_COMMAND, CONSTANT_FILL, 1);
	WREG32_SOC15(LSDMA, 0, regLSDMA_PIO_COMMAND, tmp);

	ret = lsdma_v7_0_wait_pio_status(adev);
	if (ret)
		dev_err(adev->dev, "LSDMA PIO failed to fill memory!\n");

	return ret;
}

static void lsdma_v7_0_update_memory_power_gating(struct amdgpu_device *adev,
						 bool enable)
{
	uint32_t tmp;

	tmp = RREG32_SOC15(LSDMA, 0, regLSDMA_MEM_POWER_CTRL);
	tmp = REG_SET_FIELD(tmp, LSDMA_MEM_POWER_CTRL, MEM_POWER_CTRL_EN, 0);
	WREG32_SOC15(LSDMA, 0, regLSDMA_MEM_POWER_CTRL, tmp);

	tmp = REG_SET_FIELD(tmp, LSDMA_MEM_POWER_CTRL, MEM_POWER_CTRL_EN, enable);

Annotation

Implementation Notes