drivers/gpu/drm/amd/display/dc/dsc/rc_calc_dpi.c

Source file repositories/reference/linux-study-clean/drivers/gpu/drm/amd/display/dc/dsc/rc_calc_dpi.c

File Facts

System
Linux kernel
Corpus path
drivers/gpu/drm/amd/display/dc/dsc/rc_calc_dpi.c
Extension
.c
Size
5589 bytes
Lines
124
Domain
Driver Families
Bucket
drivers/gpu
Inferred role
Driver Families: implementation source
Status
source implementation candidate

Why This File Exists

Repeatable hardware-adapter layer. Deep compatibility for every driver is out of scope; this atlas records patterns, probe lifecycles, bus glue, IRQ/DMA usage, and links back to core abstractions.

Dependency Surface

Detected Declarations

Annotated Snippet

#include <drm/display/drm_dsc_helper.h>
#include "dscc_types.h"
#include "rc_calc.h"

static void copy_pps_fields(struct drm_dsc_config *to, const struct drm_dsc_config *from)
{
	to->line_buf_depth           = from->line_buf_depth;
	to->bits_per_component       = from->bits_per_component;
	to->convert_rgb              = from->convert_rgb;
	to->slice_width              = from->slice_width;
	to->slice_height             = from->slice_height;
	to->simple_422               = from->simple_422;
	to->native_422               = from->native_422;
	to->native_420               = from->native_420;
	to->pic_width                = from->pic_width;
	to->pic_height               = from->pic_height;
	to->rc_tgt_offset_high       = from->rc_tgt_offset_high;
	to->rc_tgt_offset_low        = from->rc_tgt_offset_low;
	to->bits_per_pixel           = from->bits_per_pixel;
	to->rc_edge_factor           = from->rc_edge_factor;
	to->rc_quant_incr_limit1     = from->rc_quant_incr_limit1;
	to->rc_quant_incr_limit0     = from->rc_quant_incr_limit0;
	to->initial_xmit_delay       = from->initial_xmit_delay;
	to->initial_dec_delay        = from->initial_dec_delay;
	to->block_pred_enable        = from->block_pred_enable;
	to->first_line_bpg_offset    = from->first_line_bpg_offset;
	to->second_line_bpg_offset   = from->second_line_bpg_offset;
	to->initial_offset           = from->initial_offset;
	memcpy(&to->rc_buf_thresh, &from->rc_buf_thresh, sizeof(from->rc_buf_thresh));
	memcpy(&to->rc_range_params, &from->rc_range_params, sizeof(from->rc_range_params));
	to->rc_model_size            = from->rc_model_size;
	to->flatness_min_qp          = from->flatness_min_qp;
	to->flatness_max_qp          = from->flatness_max_qp;
	to->initial_scale_value      = from->initial_scale_value;
	to->scale_decrement_interval = from->scale_decrement_interval;
	to->scale_increment_interval = from->scale_increment_interval;
	to->nfl_bpg_offset           = from->nfl_bpg_offset;
	to->nsl_bpg_offset           = from->nsl_bpg_offset;
	to->slice_bpg_offset         = from->slice_bpg_offset;
	to->final_offset             = from->final_offset;
	to->vbr_enable               = from->vbr_enable;
	to->slice_chunk_size         = from->slice_chunk_size;
	to->second_line_offset_adj   = from->second_line_offset_adj;
	to->dsc_version_minor        = from->dsc_version_minor;
}

static void copy_rc_to_cfg(struct drm_dsc_config *dsc_cfg, const struct rc_params *rc)
{
	int i;

	dsc_cfg->rc_quant_incr_limit0   = (u8)rc->rc_quant_incr_limit0;
	dsc_cfg->rc_quant_incr_limit1   = (u8)rc->rc_quant_incr_limit1;
	dsc_cfg->initial_offset         = (u16)rc->initial_fullness_offset;
	dsc_cfg->initial_xmit_delay     = (u16)rc->initial_xmit_delay;
	dsc_cfg->first_line_bpg_offset  = (u8)rc->first_line_bpg_offset;
	dsc_cfg->second_line_bpg_offset = (u8)rc->second_line_bpg_offset;
	dsc_cfg->flatness_min_qp        = (u8)rc->flatness_min_qp;
	dsc_cfg->flatness_max_qp        = (u8)rc->flatness_max_qp;
	for (i = 0; i < QP_SET_SIZE; ++i) {
		dsc_cfg->rc_range_params[i].range_min_qp     = (u8)rc->qp_min[i];
		dsc_cfg->rc_range_params[i].range_max_qp     = (u8)rc->qp_max[i];
		/* Truncate 8-bit signed value to 6-bit signed value */
		dsc_cfg->rc_range_params[i].range_bpg_offset = 0x3f & rc->ofs[i];
	}
	dsc_cfg->rc_model_size    = (u16)rc->rc_model_size;
	dsc_cfg->rc_edge_factor   = (u8)rc->rc_edge_factor;
	dsc_cfg->rc_tgt_offset_high = (u8)rc->rc_tgt_offset_hi;
	dsc_cfg->rc_tgt_offset_low = (u8)rc->rc_tgt_offset_lo;

	for (i = 0; i < QP_SET_SIZE - 1; ++i)
		dsc_cfg->rc_buf_thresh[i] = (u16)rc->rc_buf_thresh[i];
}

int dscc_compute_dsc_parameters(const struct drm_dsc_config *pps,
		const struct rc_params *rc,
		struct dsc_parameters *dsc_params)
{
	int              ret;
	struct drm_dsc_config   dsc_cfg;

	dsc_params->pps = *pps;
	dsc_params->pps.initial_scale_value = (u8)(8 * rc->rc_model_size /
			(rc->rc_model_size - rc->initial_fullness_offset));

	copy_pps_fields(&dsc_cfg, &dsc_params->pps);
	copy_rc_to_cfg(&dsc_cfg, rc);

	dsc_cfg.mux_word_size = dsc_params->pps.bits_per_component <= 10 ? 48 : 64;

	ret = drm_dsc_compute_rc_parameters(&dsc_cfg);

Annotation

Implementation Notes