drivers/gpu/drm/amd/display/dc/pg/dcn42/dcn42_pg_cntl.h

Source file repositories/reference/linux-study-clean/drivers/gpu/drm/amd/display/dc/pg/dcn42/dcn42_pg_cntl.h

File Facts

System
Linux kernel
Corpus path
drivers/gpu/drm/amd/display/dc/pg/dcn42/dcn42_pg_cntl.h
Extension
.h
Size
11575 bytes
Lines
262
Domain
Driver Families
Bucket
drivers/gpu
Inferred role
Driver Families: implementation source
Status
source implementation candidate

Why This File Exists

Repeatable hardware-adapter layer. Deep compatibility for every driver is out of scope; this atlas records patterns, probe lifecycles, bus glue, IRQ/DMA usage, and links back to core abstractions.

Dependency Surface

Detected Declarations

Annotated Snippet

struct pg_cntl_shift {
	uint8_t IP_REQUEST_EN;
	uint8_t DOMAIN_POWER_FORCEON;
	uint8_t DOMAIN_POWER_GATE;
	uint8_t DOMAIN_DESIRED_PWR_STATE;
	uint8_t DOMAIN_PGFSM_PWR_STATUS;
};
struct pg_cntl_mask {
	uint32_t IP_REQUEST_EN;
	uint32_t DOMAIN_POWER_FORCEON;
	uint32_t DOMAIN_POWER_GATE;
	uint32_t DOMAIN_DESIRED_PWR_STATE;
	uint32_t DOMAIN_PGFSM_PWR_STATUS;
};

struct pg_cntl_registers {
	uint32_t LONO_STATE;
	uint32_t DC_IP_REQUEST_CNTL;
	uint32_t DOMAIN0_PG_CONFIG;
	uint32_t DOMAIN1_PG_CONFIG;
	uint32_t DOMAIN2_PG_CONFIG;
	uint32_t DOMAIN3_PG_CONFIG;
	uint32_t DOMAIN16_PG_CONFIG;
	uint32_t DOMAIN17_PG_CONFIG;
	uint32_t DOMAIN18_PG_CONFIG;
	uint32_t DOMAIN19_PG_CONFIG;
	uint32_t DOMAIN22_PG_CONFIG;
	uint32_t DOMAIN23_PG_CONFIG;
	uint32_t DOMAIN24_PG_CONFIG;
	uint32_t DOMAIN25_PG_CONFIG;
	uint32_t DOMAIN26_PG_CONFIG;
	uint32_t DOMAIN0_PG_STATUS;
	uint32_t DOMAIN1_PG_STATUS;
	uint32_t DOMAIN2_PG_STATUS;
	uint32_t DOMAIN3_PG_STATUS;
	uint32_t DOMAIN16_PG_STATUS;
	uint32_t DOMAIN17_PG_STATUS;
	uint32_t DOMAIN18_PG_STATUS;
	uint32_t DOMAIN19_PG_STATUS;
	uint32_t DOMAIN22_PG_STATUS;
	uint32_t DOMAIN23_PG_STATUS;
	uint32_t DOMAIN24_PG_STATUS;
	uint32_t DOMAIN25_PG_STATUS;
	uint32_t DOMAIN26_PG_STATUS;
};

struct dcn_pg_cntl {
	struct pg_cntl base;
	const struct pg_cntl_registers *regs;
	const struct pg_cntl_shift *pg_cntl_shift;
	const struct pg_cntl_mask *pg_cntl_mask;
};

void pg_cntl42_dsc_pg_control(struct pg_cntl *pg_cntl, unsigned int dsc_inst, bool power_on);
void pg_cntl42_hubp_dpp_pg_control(struct pg_cntl *pg_cntl,
	unsigned int hubp_dpp_inst, bool power_on);
void pg_cntl42_hpo_pg_control(struct pg_cntl *pg_cntl, bool power_on);
void pg_cntl42_io_clk_pg_control(struct pg_cntl *pg_cntl, bool power_on);
void pg_cntl42_plane_otg_pg_control(struct pg_cntl *pg_cntl, bool power_on);
void pg_cntl42_mpcc_pg_control(struct pg_cntl *pg_cntl,
	unsigned int mpcc_inst, bool power_on);
void pg_cntl42_opp_pg_control(struct pg_cntl *pg_cntl,
	unsigned int opp_inst, bool power_on);
void pg_cntl42_optc_pg_control(struct pg_cntl *pg_cntl,
	unsigned int optc_inst, bool power_on);
void pg_cntl42_mem_pg_control(struct pg_cntl *pg_cntl, bool power_on);
void pg_cntl42_dio_pg_control(struct pg_cntl *pg_cntl, bool power_on);
void dcn42_pg_cntl_destroy(struct pg_cntl **pg_cntl);
void pg_cntl42_init_pg_status(struct pg_cntl *pg_cntl);

struct pg_cntl *pg_cntl42_create(
	struct dc_context *ctx,
	const struct pg_cntl_registers *regs,
	const struct pg_cntl_shift *pg_cntl_shift,
	const struct pg_cntl_mask *pg_cntl_mask);

void dcn_pg_cntl_destroy(struct pg_cntl **pg_cntl);

#endif /* DCN42_PG_CNTL */

Annotation

Implementation Notes