drivers/gpu/drm/amd/include/asic_reg/nbio/nbio_2_3_offset.h
Source file repositories/reference/linux-study-clean/drivers/gpu/drm/amd/include/asic_reg/nbio/nbio_2_3_offset.h
File Facts
- System
- Linux kernel
- Corpus path
drivers/gpu/drm/amd/include/asic_reg/nbio/nbio_2_3_offset.h- Extension
.h- Size
- 1526528 bytes
- Lines
- 14664
- Domain
- Driver Families
- Bucket
- drivers/gpu
- Inferred role
- Driver Families: implementation source
- Status
- source implementation candidate
Why This File Exists
Repeatable hardware-adapter layer. Deep compatibility for every driver is out of scope; this atlas records patterns, probe lifecycles, bus glue, IRQ/DMA usage, and links back to core abstractions.
- Repeatable hardware-adapter layer. Deep compatibility for every driver is out of scope; this atlas records patterns, probe lifecycles, bus glue, IRQ/DMA usage, and links back to core abstractions.
- Touches IRQ or DMA behavior; this matters for the representative real-device path.
Dependency Surface
- No C-style include directives detected by the generator.
Detected Declarations
- No top-level syscall, struct, function, initcall, or export declaration detected by the generator.
Annotated Snippet
#ifndef _nbio_2_3_OFFSET_HEADER
#define _nbio_2_3_OFFSET_HEADER
// addressBlock: nbio_nbif0_bif_bx_pf_SYSPFVFDEC
// base address: 0x0
#define mmBIF_BX_PF_MM_INDEX 0x0000
#define mmBIF_BX_PF_MM_INDEX_BASE_IDX 0
#define mmBIF_BX_PF_MM_DATA 0x0001
#define mmBIF_BX_PF_MM_DATA_BASE_IDX 0
#define mmBIF_BX_PF_MM_INDEX_HI 0x0006
#define mmBIF_BX_PF_MM_INDEX_HI_BASE_IDX 0
// addressBlock: nbio_nbif0_bif_bx_SYSDEC
// base address: 0x0
#define mmSYSHUB_INDEX_OVLP 0x0008
#define mmSYSHUB_INDEX_OVLP_BASE_IDX 0
#define mmSYSHUB_DATA_OVLP 0x0009
#define mmSYSHUB_DATA_OVLP_BASE_IDX 0
#define mmPCIE_INDEX 0x000c
#define mmPCIE_INDEX_BASE_IDX 0
#define mmPCIE_DATA 0x000d
#define mmPCIE_DATA_BASE_IDX 0
#define mmPCIE_INDEX2 0x000e
#define mmPCIE_INDEX2_BASE_IDX 0
#define mmPCIE_DATA2 0x000f
#define mmPCIE_DATA2_BASE_IDX 0
#define mmSBIOS_SCRATCH_0 0x0034
#define mmSBIOS_SCRATCH_0_BASE_IDX 1
#define mmSBIOS_SCRATCH_1 0x0035
#define mmSBIOS_SCRATCH_1_BASE_IDX 1
#define mmSBIOS_SCRATCH_2 0x0036
#define mmSBIOS_SCRATCH_2_BASE_IDX 1
#define mmSBIOS_SCRATCH_3 0x0037
#define mmSBIOS_SCRATCH_3_BASE_IDX 1
#define mmBIOS_SCRATCH_0 0x0038
#define mmBIOS_SCRATCH_0_BASE_IDX 1
#define mmBIOS_SCRATCH_1 0x0039
#define mmBIOS_SCRATCH_1_BASE_IDX 1
#define mmBIOS_SCRATCH_2 0x003a
#define mmBIOS_SCRATCH_2_BASE_IDX 1
#define mmBIOS_SCRATCH_3 0x003b
#define mmBIOS_SCRATCH_3_BASE_IDX 1
#define mmBIOS_SCRATCH_4 0x003c
#define mmBIOS_SCRATCH_4_BASE_IDX 1
#define mmBIOS_SCRATCH_5 0x003d
#define mmBIOS_SCRATCH_5_BASE_IDX 1
#define mmBIOS_SCRATCH_6 0x003e
#define mmBIOS_SCRATCH_6_BASE_IDX 1
#define mmBIOS_SCRATCH_7 0x003f
#define mmBIOS_SCRATCH_7_BASE_IDX 1
#define mmBIOS_SCRATCH_8 0x0040
#define mmBIOS_SCRATCH_8_BASE_IDX 1
#define mmBIOS_SCRATCH_9 0x0041
#define mmBIOS_SCRATCH_9_BASE_IDX 1
#define mmBIOS_SCRATCH_10 0x0042
#define mmBIOS_SCRATCH_10_BASE_IDX 1
#define mmBIOS_SCRATCH_11 0x0043
#define mmBIOS_SCRATCH_11_BASE_IDX 1
#define mmBIOS_SCRATCH_12 0x0044
#define mmBIOS_SCRATCH_12_BASE_IDX 1
#define mmBIOS_SCRATCH_13 0x0045
#define mmBIOS_SCRATCH_13_BASE_IDX 1
#define mmBIOS_SCRATCH_14 0x0046
#define mmBIOS_SCRATCH_14_BASE_IDX 1
#define mmBIOS_SCRATCH_15 0x0047
#define mmBIOS_SCRATCH_15_BASE_IDX 1
#define mmBIF_RLC_INTR_CNTL 0x004c
#define mmBIF_RLC_INTR_CNTL_BASE_IDX 1
#define mmBIF_VCE_INTR_CNTL 0x004d
#define mmBIF_VCE_INTR_CNTL_BASE_IDX 1
#define mmBIF_UVD_INTR_CNTL 0x004e
#define mmBIF_UVD_INTR_CNTL_BASE_IDX 1
#define mmGFX_MMIOREG_CAM_ADDR0 0x006c
#define mmGFX_MMIOREG_CAM_ADDR0_BASE_IDX 1
#define mmGFX_MMIOREG_CAM_REMAP_ADDR0 0x006d
#define mmGFX_MMIOREG_CAM_REMAP_ADDR0_BASE_IDX 1
#define mmGFX_MMIOREG_CAM_ADDR1 0x006e
#define mmGFX_MMIOREG_CAM_ADDR1_BASE_IDX 1
#define mmGFX_MMIOREG_CAM_REMAP_ADDR1 0x006f
#define mmGFX_MMIOREG_CAM_REMAP_ADDR1_BASE_IDX 1
#define mmGFX_MMIOREG_CAM_ADDR2 0x0070
#define mmGFX_MMIOREG_CAM_ADDR2_BASE_IDX 1
#define mmGFX_MMIOREG_CAM_REMAP_ADDR2 0x0071
#define mmGFX_MMIOREG_CAM_REMAP_ADDR2_BASE_IDX 1
#define mmGFX_MMIOREG_CAM_ADDR3 0x0072
#define mmGFX_MMIOREG_CAM_ADDR3_BASE_IDX 1
#define mmGFX_MMIOREG_CAM_REMAP_ADDR3 0x0073Annotation
- Atlas domain: Driver Families / drivers/gpu.
- Implementation status: source implementation candidate.
- IRQ or DMA behavior appears here, which is relevant to the selected PCIe/NVMe device path.
Implementation Notes
- This generated page is the file-by-file coverage layer; curated subsystem chapters should link here when they synthesize a multi-file control flow.
- Core OS pages should be promoted from atlas-only to deep-reviewed when they explain data structures, invariants, locking, lifecycle, and C implementation snippets.
- Driver-family pages are intentionally pattern-oriented unless they are part of the selected PCIe/NVMe representative device path.