drivers/media/dvb-frontends/drxd_map_firm.h
Source file repositories/reference/linux-study-clean/drivers/media/dvb-frontends/drxd_map_firm.h
File Facts
- System
- Linux kernel
- Corpus path
drivers/media/dvb-frontends/drxd_map_firm.h- Extension
.h- Size
- 75724 bytes
- Lines
- 998
- Domain
- Driver Families
- Bucket
- drivers/media
- Inferred role
- Driver Families: implementation source
- Status
- source implementation candidate
Why This File Exists
Repeatable hardware-adapter layer. Deep compatibility for every driver is out of scope; this atlas records patterns, probe lifecycles, bus glue, IRQ/DMA usage, and links back to core abstractions.
- Repeatable hardware-adapter layer. Deep compatibility for every driver is out of scope; this atlas records patterns, probe lifecycles, bus glue, IRQ/DMA usage, and links back to core abstractions.
Dependency Surface
- No C-style include directives detected by the generator.
Detected Declarations
- No top-level syscall, struct, function, initcall, or export declaration detected by the generator.
Annotated Snippet
#ifndef __DRX3973D_MAP__H__
#define __DRX3973D_MAP__H__
/*
* Note: originally, this file contained 12000+ lines of data
* Probably a few lines for every firwmare assembler instruction. However,
* only a few defines were actually used. So, removed all uneeded lines.
* If ever needed, the other lines can be easily obtained via git history.
*/
#define HI_COMM_EXEC__A 0x400000
#define HI_COMM_MB__A 0x400002
#define HI_CT_REG_COMM_STATE__A 0x410001
#define HI_RA_RAM_SRV_RES__A 0x420031
#define HI_RA_RAM_SRV_CMD__A 0x420032
#define HI_RA_RAM_SRV_CMD_RESET 0x2
#define HI_RA_RAM_SRV_CMD_CONFIG 0x3
#define HI_RA_RAM_SRV_CMD_EXECUTE 0x6
#define HI_RA_RAM_SRV_RST_KEY__A 0x420033
#define HI_RA_RAM_SRV_RST_KEY_ACT 0x3973
#define HI_RA_RAM_SRV_CFG_KEY__A 0x420033
#define HI_RA_RAM_SRV_CFG_DIV__A 0x420034
#define HI_RA_RAM_SRV_CFG_BDL__A 0x420035
#define HI_RA_RAM_SRV_CFG_WUP__A 0x420036
#define HI_RA_RAM_SRV_CFG_ACT__A 0x420037
#define HI_RA_RAM_SRV_CFG_ACT_SLV0_ON 0x1
#define HI_RA_RAM_SRV_CFG_ACT_BRD__M 0x4
#define HI_RA_RAM_SRV_CFG_ACT_BRD_OFF 0x0
#define HI_RA_RAM_SRV_CFG_ACT_BRD_ON 0x4
#define HI_RA_RAM_SRV_CFG_ACT_PWD_EXE 0x8
#define HI_RA_RAM_USR_BEGIN__A 0x420040
#define HI_IF_RAM_TRP_BPT0__AX 0x430000
#define HI_IF_RAM_USR_BEGIN__A 0x430200
#define SC_COMM_EXEC__A 0x800000
#define SC_COMM_EXEC_CTL_STOP 0x0
#define SC_COMM_STATE__A 0x800001
#define SC_RA_RAM_PARAM0__A 0x820040
#define SC_RA_RAM_PARAM1__A 0x820041
#define SC_RA_RAM_CMD_ADDR__A 0x820042
#define SC_RA_RAM_CMD__A 0x820043
#define SC_RA_RAM_CMD_PROC_START 0x1
#define SC_RA_RAM_CMD_SET_PREF_PARAM 0x3
#define SC_RA_RAM_CMD_GET_OP_PARAM 0x5
#define SC_RA_RAM_SW_EVENT_RUN_NMASK__M 0x1
#define SC_RA_RAM_LOCKTRACK_MIN 0x1
#define SC_RA_RAM_OP_PARAM_MODE_2K 0x0
#define SC_RA_RAM_OP_PARAM_MODE_8K 0x1
#define SC_RA_RAM_OP_PARAM_GUARD_32 0x0
#define SC_RA_RAM_OP_PARAM_GUARD_16 0x4
#define SC_RA_RAM_OP_PARAM_GUARD_8 0x8
#define SC_RA_RAM_OP_PARAM_GUARD_4 0xC
#define SC_RA_RAM_OP_PARAM_CONST_QPSK 0x0
#define SC_RA_RAM_OP_PARAM_CONST_QAM16 0x10
#define SC_RA_RAM_OP_PARAM_CONST_QAM64 0x20
#define SC_RA_RAM_OP_PARAM_HIER_NO 0x0
#define SC_RA_RAM_OP_PARAM_HIER_A1 0x40
#define SC_RA_RAM_OP_PARAM_HIER_A2 0x80
#define SC_RA_RAM_OP_PARAM_HIER_A4 0xC0
#define SC_RA_RAM_OP_PARAM_RATE_1_2 0x0
#define SC_RA_RAM_OP_PARAM_RATE_2_3 0x200
#define SC_RA_RAM_OP_PARAM_RATE_3_4 0x400
#define SC_RA_RAM_OP_PARAM_RATE_5_6 0x600
#define SC_RA_RAM_OP_PARAM_RATE_7_8 0x800
#define SC_RA_RAM_OP_PARAM_PRIO_HI 0x0
#define SC_RA_RAM_OP_PARAM_PRIO_LO 0x1000
#define SC_RA_RAM_OP_AUTO_MODE__M 0x1
#define SC_RA_RAM_OP_AUTO_GUARD__M 0x2
#define SC_RA_RAM_OP_AUTO_CONST__M 0x4
#define SC_RA_RAM_OP_AUTO_HIER__M 0x8
#define SC_RA_RAM_OP_AUTO_RATE__M 0x10
#define SC_RA_RAM_LOCK__A 0x82004B
#define SC_RA_RAM_LOCK_DEMOD__M 0x1
#define SC_RA_RAM_LOCK_FEC__M 0x2
#define SC_RA_RAM_LOCK_MPEG__M 0x4
#define SC_RA_RAM_BE_OPT_ENA__A 0x82004C
#define SC_RA_RAM_BE_OPT_ENA_CP_OPT 0x1
#define SC_RA_RAM_BE_OPT_DELAY__A 0x82004D
#define SC_RA_RAM_CONFIG__A 0x820050
#define SC_RA_RAM_CONFIG_FR_ENABLE__M 0x4
#define SC_RA_RAM_CONFIG_FREQSCAN__M 0x10
#define SC_RA_RAM_CONFIG_SLAVE__M 0x20
#define SC_RA_RAM_IF_SAVE__AX 0x82008E
#define SC_RA_RAM_IR_COARSE_2K_LENGTH__A 0x8200D1
#define SC_RA_RAM_IR_COARSE_2K_LENGTH__PRE 0x9
#define SC_RA_RAM_IR_COARSE_2K_FREQINC__A 0x8200D2
#define SC_RA_RAM_IR_COARSE_2K_FREQINC__PRE 0x4
#define SC_RA_RAM_IR_COARSE_2K_KAISINC__A 0x8200D3
#define SC_RA_RAM_IR_COARSE_2K_KAISINC__PRE 0x100
#define SC_RA_RAM_IR_COARSE_8K_LENGTH__A 0x8200D4
#define SC_RA_RAM_IR_COARSE_8K_LENGTH__PRE 0x8Annotation
- Atlas domain: Driver Families / drivers/media.
- Implementation status: source implementation candidate.
Implementation Notes
- This generated page is the file-by-file coverage layer; curated subsystem chapters should link here when they synthesize a multi-file control flow.
- Core OS pages should be promoted from atlas-only to deep-reviewed when they explain data structures, invariants, locking, lifecycle, and C implementation snippets.
- Driver-family pages are intentionally pattern-oriented unless they are part of the selected PCIe/NVMe representative device path.