drivers/pci/controller/cadence/pcie-sg2042.c

Source file repositories/reference/linux-study-clean/drivers/pci/controller/cadence/pcie-sg2042.c

File Facts

System
Linux kernel
Corpus path
drivers/pci/controller/cadence/pcie-sg2042.c
Extension
.c
Size
3298 bytes
Lines
134
Domain
Representative Device Path
Bucket
PCIe NVMe Storage Path
Inferred role
Representative Device Path: implementation source
Status
source implementation candidate

Why This File Exists

Part of the selected hardware vertical slice: PCI discovery, driver binding, NVMe queues, block requests, DMA, interrupts, and completion.

Dependency Surface

Detected Declarations

Annotated Snippet

// SPDX-License-Identifier: GPL-2.0
/*
 * pcie-sg2042 - PCIe controller driver for Sophgo SG2042 SoC
 *
 * Copyright (C) 2025 Sophgo Technology Inc.
 * Copyright (C) 2025 Chen Wang <unicorn_wang@outlook.com>
 */

#include <linux/mod_devicetable.h>
#include <linux/pci.h>
#include <linux/platform_device.h>
#include <linux/pm_runtime.h>

#include "pcie-cadence.h"

/*
 * SG2042 only supports 4-byte aligned access, so for the rootbus (i.e. to
 * read/write the Root Port itself, read32/write32 is required. For
 * non-rootbus (i.e. to read/write the PCIe peripheral registers, supports
 * 1/2/4 byte aligned access, so directly using read/write should be fine.
 */

static struct pci_ops sg2042_pcie_root_ops = {
	.map_bus	= cdns_pci_map_bus,
	.read		= pci_generic_config_read32,
	.write		= pci_generic_config_write32,
};

static struct pci_ops sg2042_pcie_child_ops = {
	.map_bus	= cdns_pci_map_bus,
	.read		= pci_generic_config_read,
	.write		= pci_generic_config_write,
};

static int sg2042_pcie_probe(struct platform_device *pdev)
{
	struct device *dev = &pdev->dev;
	struct pci_host_bridge *bridge;
	struct cdns_pcie *pcie;
	struct cdns_pcie_rc *rc;
	int ret;

	bridge = devm_pci_alloc_host_bridge(dev, sizeof(*rc));
	if (!bridge)
		return dev_err_probe(dev, -ENOMEM, "Failed to alloc host bridge!\n");

	bridge->ops = &sg2042_pcie_root_ops;
	bridge->child_ops = &sg2042_pcie_child_ops;

	rc = pci_host_bridge_priv(bridge);
	rc->quirk_broken_aspm_l0s = 1;
	rc->quirk_broken_aspm_l1 = 1;
	pcie = &rc->pcie;
	pcie->dev = dev;

	platform_set_drvdata(pdev, pcie);

	pm_runtime_set_active(dev);
	pm_runtime_no_callbacks(dev);
	devm_pm_runtime_enable(dev);

	ret = cdns_pcie_init_phy(dev, pcie);
	if (ret)
		return dev_err_probe(dev, ret, "Failed to init phy!\n");

	ret = cdns_pcie_host_setup(rc);
	if (ret) {
		dev_err_probe(dev, ret, "Failed to setup host!\n");
		cdns_pcie_disable_phy(pcie);
		return ret;
	}

	return 0;
}

static void sg2042_pcie_remove(struct platform_device *pdev)
{
	struct cdns_pcie *pcie = platform_get_drvdata(pdev);
	struct cdns_pcie_rc *rc;

	rc = container_of(pcie, struct cdns_pcie_rc, pcie);
	cdns_pcie_host_disable(rc);

	cdns_pcie_disable_phy(pcie);
}

static int sg2042_pcie_suspend_noirq(struct device *dev)
{
	struct cdns_pcie *pcie = dev_get_drvdata(dev);

Annotation

Implementation Notes