tools/perf/pmu-events/arch/x86/ivytown/cache.json

Source file repositories/reference/linux-study-clean/tools/perf/pmu-events/arch/x86/ivytown/cache.json

File Facts

System
Linux kernel
Corpus path
tools/perf/pmu-events/arch/x86/ivytown/cache.json
Extension
.json
Size
44130 bytes
Lines
1105
Domain
Support Tooling And Documentation
Bucket
tools
Inferred role
Support Tooling And Documentation: configuration, schema, or hardware description
Status
atlas-only

Why This File Exists

Repository support layer: documentation, build tooling, samples, user-space helper tools, generated initramfs support, licenses, and validation utilities.

Dependency Surface

Detected Declarations

Annotated Snippet

[
    {
        "BriefDescription": "L1D data line replacements",
        "Counter": "0,1,2,3",
        "EventCode": "0x51",
        "EventName": "L1D.REPLACEMENT",
        "PublicDescription": "Counts the number of lines brought into the L1 data cache.",
        "SampleAfterValue": "2000003",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "Cycles a demand request was blocked due to Fill Buffers unavailability",
        "Counter": "0,1,2,3",
        "CounterMask": "1",
        "EventCode": "0x48",
        "EventName": "L1D_PEND_MISS.FB_FULL",
        "PublicDescription": "Cycles a demand request was blocked due to Fill Buffers unavailability.",
        "SampleAfterValue": "2000003",
        "UMask": "0x2"
    },
    {
        "BriefDescription": "L1D miss outstanding duration in cycles",
        "Counter": "2",
        "EventCode": "0x48",
        "EventName": "L1D_PEND_MISS.PENDING",
        "PublicDescription": "Increments the number of outstanding L1D misses every cycle. Set Cmask = 1 and Edge =1 to count occurrences.",
        "SampleAfterValue": "2000003",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "Cycles with L1D load Misses outstanding.",
        "Counter": "2",
        "CounterMask": "1",
        "EventCode": "0x48",
        "EventName": "L1D_PEND_MISS.PENDING_CYCLES",
        "SampleAfterValue": "2000003",
        "UMask": "0x1"
    },
    {
        "AnyThread": "1",
        "BriefDescription": "Cycles with L1D load Misses outstanding from any thread on physical core",
        "Counter": "2",
        "CounterMask": "1",
        "EventCode": "0x48",
        "EventName": "L1D_PEND_MISS.PENDING_CYCLES_ANY",
        "PublicDescription": "Cycles with L1D load Misses outstanding from any thread on physical core.",
        "SampleAfterValue": "2000003",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "Not rejected writebacks from L1D to L2 cache lines in any state.",
        "Counter": "0,1,2,3",
        "EventCode": "0x28",
        "EventName": "L2_L1D_WB_RQSTS.ALL",
        "SampleAfterValue": "200003",
        "UMask": "0xf"
    },
    {
        "BriefDescription": "Not rejected writebacks from L1D to L2 cache lines in E state",
        "Counter": "0,1,2,3",
        "EventCode": "0x28",
        "EventName": "L2_L1D_WB_RQSTS.HIT_E",
        "PublicDescription": "Not rejected writebacks from L1D to L2 cache lines in E state.",
        "SampleAfterValue": "200003",
        "UMask": "0x4"
    },
    {
        "BriefDescription": "Not rejected writebacks from L1D to L2 cache lines in M state",
        "Counter": "0,1,2,3",
        "EventCode": "0x28",

Annotation

Implementation Notes