tools/perf/pmu-events/arch/x86/nehalemex/cache.json

Source file repositories/reference/linux-study-clean/tools/perf/pmu-events/arch/x86/nehalemex/cache.json

File Facts

System: Linux kernel
Corpus path: tools/perf/pmu-events/arch/x86/nehalemex/cache.json
Extension: .json
Size: 99799 bytes
Lines: 3013
Domain: Support Tooling And Documentation
Bucket: tools
Inferred role: Support Tooling And Documentation: configuration, schema, or hardware description
Status: atlas-only

Why This File Exists

Repository support layer: documentation, build tooling, samples, user-space helper tools, generated initramfs support, licenses, and validation utilities.

Repository support layer: documentation, build tooling, samples, user-space helper tools, generated initramfs support, licenses, and validation utilities.

Dependency Surface

No C-style include directives detected by the generator.

Detected Declarations

No top-level syscall, struct, function, initcall, or export declaration detected by the generator.

Annotated Snippet

[
    {
        "BriefDescription": "Cycles L1D locked",
        "Counter": "0,1",
        "EventCode": "0x63",
        "EventName": "CACHE_LOCK_CYCLES.L1D",
        "SampleAfterValue": "2000000",
        "UMask": "0x2"
    },
    {
        "BriefDescription": "Cycles L1D and L2 locked",
        "Counter": "0,1",
        "EventCode": "0x63",
        "EventName": "CACHE_LOCK_CYCLES.L1D_L2",
        "SampleAfterValue": "2000000",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "L1D cache lines replaced in M state",
        "Counter": "0,1",
        "EventCode": "0x51",
        "EventName": "L1D.M_EVICT",
        "SampleAfterValue": "2000000",
        "UMask": "0x4"
    },
    {
        "BriefDescription": "L1D cache lines allocated in the M state",
        "Counter": "0,1",
        "EventCode": "0x51",
        "EventName": "L1D.M_REPL",
        "SampleAfterValue": "2000000",
        "UMask": "0x2"
    },
    {
        "BriefDescription": "L1D snoop eviction of cache lines in M state",
        "Counter": "0,1",
        "EventCode": "0x51",
        "EventName": "L1D.M_SNOOP_EVICT",
        "SampleAfterValue": "2000000",
        "UMask": "0x8"
    },
    {
        "BriefDescription": "L1 data cache lines allocated",
        "Counter": "0,1",
        "EventCode": "0x51",
        "EventName": "L1D.REPL",
        "SampleAfterValue": "2000000",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "All references to the L1 data cache",
        "Counter": "0,1",
        "EventCode": "0x43",
        "EventName": "L1D_ALL_REF.ANY",
        "SampleAfterValue": "2000000",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "L1 data cacheable reads and writes",
        "Counter": "0,1",
        "EventCode": "0x43",
        "EventName": "L1D_ALL_REF.CACHEABLE",
        "SampleAfterValue": "2000000",
        "UMask": "0x2"
    },
    {
        "BriefDescription": "L1 data cache read in E state",
        "Counter": "0,1",
        "EventCode": "0x40",
        "EventName": "L1D_CACHE_LD.E_STATE",

Annotation

Atlas domain: Support Tooling And Documentation / tools.
Implementation status: atlas-only.

Implementation Notes

This generated page is the file-by-file coverage layer; curated subsystem chapters should link here when they synthesize a multi-file control flow.
Core OS pages should be promoted from atlas-only to deep-reviewed when they explain data structures, invariants, locking, lifecycle, and C implementation snippets.
Driver-family pages are intentionally pattern-oriented unless they are part of the selected PCIe/NVMe representative device path.